UVCJ Series

5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators











- Integrated phase jitter of less than 1 ps from 12 kHz to 20 MHz
- Ideal for 10 and 40 Gigabit Ethernet and Optical Carrier applications




SUGGESTED SOLDER PAD LAYOUT

0.047 (1.20) TYP



Pad Connections

Pad	Function
1	Enable/Disable for "B" or "S" Output Type or N/C for "U" Output Type
2	N/C
3	Ground
4	Output Q
5	Complementary Output Q
6	+ Vdd



	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
Frequency Range	F	0.75		700	MHz	
Operating Temperature	TA	(See ordering information)				
Storage Temperature	Ts	-55		+125	°C	
Frequency Stability	∆F/F	(See ordering information)				See Note 1
Aging 1st Year Thereafter (per year)		-3/-5 -1/-2		+3/+5 +1/-2	ppm ppm	<52 MHz/ ≥52 MHz <52 MHz/ ≥52 MHz
Input Voltage	Vcc	3.135	3.3	3.465	V	
Input Current	Icc					
0.75 to 24 MHz				70/30	mA	PECL/LVDS
24 to 700 MHz				100/60	mA	PECL/LVDS
Output Type						PECL/LVDS
Load		50 Ohms to Vcc - 2 VDC 100 Ohm differential load				See Note 2 PECL Waveform LVDS Waveform
Symmetry (Duty Cycle)		(See ordering information)				@ 50% of waveform
Output Skew				200	ps	PECL
Differential Voltage		250	350	450	mV	LVDS
Logic "1" Level	Voh	Vcc -1.02			•	LVPECL
Ÿ	Vol			Vcc -1.63	V	LVPECL
Rise/Fall Time	Tr/Tf		0.35 0.50	0.55 1.0	ns ns	@ 20/80% LVPECL @ 20/80% LVDS
Enable Function		80% Vcc min or N/C output active 20% Vcc max: output disables to high-Z				Output Option B
		PECL low, GND, or N/C – output active PECL high 0 output disables to high-Z				Output Option S
Start up Time			5		ms	
Phase Jitter (Typical) @ 0.750 to 161.00 MHz @ 170.00 to 239.00 MHz @ 240.00 to 499.00 MHz	φЈ		0.35 2.85 1.95		ps RMS ps RMS ps RMS	See Note 3 Integrated 12 kHz – 20 MHz Integrated 12 kHz – 20 MHz Integrated 12 kHz – 20 MHz Integrated 12 kHz – 20 MHz
	Storage Temperature Frequency Stability Aging 1st Year Thereafter (per year) Input Voltage Input Current 0.75 to 24 MHz 24 to 700 MHz Output Type Load Symmetry (Duty Cycle) Output Skew Differential Voltage Logic "1" Level Logic "0" Level Rise/Fall Time Enable Function Start up Time Phase Jitter (Typical) @ 0.750 to 161.00 MHz @ 170.00 to 239.00 MHz	Storage Temperature Ts Frequency Stability ΔF/F Aging 1st Year Thereafter (per year) Input Voltage Icc 0.75 to 24 MHz 24 to 700 MHz Output Type Load Symmetry (Duty Cycle) Output Skew Differential Voltage Logic "1" Level Voh Logic "0" Level Vol Rise/Fall Time Tr/Tf Enable Function Start up Time Phase Jitter (Typical) @ 0.750 to 161.00 MHz @ 170.00 to 239.00 MHz @ 240.00 to 499.00 MHz	Storage Temperature Ts -55	Storage Temperature Ts -55	Storage Temperature Ts -55 +125	Storage Temperature Ts -55 +125 °C

- 1. PECL load see Load Circuit Diagram. LVDS load see load circuit diagram. Consult factory with nonstandard output load requirements.
- 2. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.
- 3. Consult factory for phase jitter at other specific frequencies.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.